share_log

Arteris Deployed by Menta for Edge AI Chiplet Platform

Arteris Deployed by Menta for Edge AI Chiplet Platform

Arteris由Menta部署用於邊緣人工智能芯片平台
GlobeNewswire ·  12/03 22:00

Arteris network-on-chip IP lowers power usage and enhances performance plus area efficiency, advancing edge AI chiplet platform

Arteris網絡互連芯片IP降低了功耗,提高了性能和麪積效率,推動了邊緣人工智能芯片平台

CAMPBELL, Calif., Dec. 03, 2024 (GLOBE NEWSWIRE) -- Arteris Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip (SoC) creation, today announced that Menta has deployed Arteris network-on-chip (NoC) IP in their MOSAICS-LP chiplet platform. The NoC addresses technical challenges related to performance and area efficiency in the company's chiplet platform for edge and IoT computing for various applications including AI.

加州坎貝爾,2024年12月3日(環球新聞)—— Arteris Inc.(納斯達克:AIP),一家加速系統級芯片(SoC)創建的系統IP領先供應商,今天宣佈Menta在其MOSAICS-LP芯片平台中部署了Arteris網絡芯片(NoC)IP。該NoC解決了公司在邊緣和物聯網計算的芯片平台中與性能和麪積效率相關的技術挑戰,適用於包括人工智能在內的各種應用。

Menta is a provider of eFPGA IP technology that develops design-adaptive, standard cell-based embedded FPGA IP cores for ASIC and SoC applications. The MOSAICS-LP chiplet platform, designed for AI computing at the edge, uses an adaptable architecture to meet advanced computing challenges. The company's solution enables a higher level of customization, providing first-time-right design and faster time-to-volume to support next-generation applications.

Menta是一家提供eFPGA IP技術的供應商,開發設計自適應的基於標準電芯的嵌入式FPGA IP核心,適用於ASIC和SoC應用。MOSAICS-LP芯片平台旨在滿足邊緣人工智能計算的需求,採用靈活的架構以應對先進計算挑戰。該公司的解決方案提供了更高水平的定製化,實現一次性正確設計和更快的成交量時間,以支持下一代應用。

"Arteris' technology allows us to achieve the performance and area targets we need for our MOSAICS-LP platform," said Yoan Dupret, managing director and CTO of Menta. "The proven capabilities of Arteris' network-on-chip IP ensure efficient scaling of our solutions while streamlining our design process."

Menta的董事總經理兼首席技術官Yoan Dupret表示:「Arteris的技術使我們得以實現MOSAICS-LP平台所需的性能和麪積目標。Arteris的網絡芯片IP的驗證能力確保了我們解決方案的高效擴展,同時簡化了我們的設計過程。」

"We are excited to collaborate with Menta as they develop their high-performance chiplet," said K. Charles Janac, president and CEO of Arteris. "Our interconnect IP provides the scalability, performance and power profile needed to support advanced designs for a wide variety of applications, including Edge AI."

Arteris總裁兼首席執行官K. Charles Janac表示:「我們很高興與Menta合作,幫助他們開發其高性能芯片。我們的互連IP提供了支持廣泛應用的先進設計所需的可擴展性、性能和功耗特性,包括邊緣人工智能。」

Arteris' network-on-chip IP automates interconnect design tasks, reducing development time, optimizing power consumption and minimizing die area. Learn more at arteris.com.

Arteris的片上網絡IP自動化互連設計任務,縮短開發時間,優化功耗並最小化芯片面積。 課堂詳情請訪問 arteris.com。

About Arteris

關於Arteris

Arteris is a leading provider of system IP for the acceleration of system-on-chip (SoC) development across today's electronic systems. Arteris network-on-chip (NoC) interconnect IP and SoC integration automation technology enable higher product performance with lower power consumption and faster time to market, delivering better SoC economics so its customers can focus on dreaming up what comes next. Learn more at arteris.com.

Arteris是一個領先的系統IP提供商,專注於加速當今電子系統中系統級芯片(SoC)的開發。Arteris的芯片間網絡(NoC)互連IP和SoC集成自動化技術可實現更高的產品性能,同時降低功耗和縮短上市時間,讓客戶能夠集中精力構思未來的可能。欲了解更多信息,請訪問arteris.com。

About Menta

關於Menta

Menta, a privately held company based in Sophia-Antipolis (France), is a proven pioneer of eFPGAs for ASIC and SoC designers seeking speed, accuracy, performance and efficiency. eFPGA's adaptable architecture, based on design-adaptive standard cells-based and a state-of-the-art tool set, provides the highest degree of design customization, best-in-class testability, and fastest time-to-volume for SoC design at any foundry. As the leader in eFPGA IPs, Menta embodies excellence in innovation, offering customizable solutions of exceptional reliability. Our commitment to responsible progress, combining performance and sustainability, guides every step we take.

Menta是一家總部位於法國索非亞-安提波利斯的私人公司,是ASIC和SoC設計師尋求速度、精確性、性能和效率的公認先驅。eFPGA的可適應架構基於設計自適應標準電池和最先進的工具集,提供最高程度的設計定製、行業領先的可測試性以及在任何代工廠中SoC設計的最快量產時間。作爲eFPGA IP的領導者,Menta體現了創新的卓越,提供具有卓越可靠性的可定製解決方案。我們對負責任進步的承諾,結合了性能和可持續性,指導着我們所採取的每一步。

About MOSAICS-LP

關於MOSAICS-LP

MOSAICS-LP offers a unique solution in the semiconductor market, addressing the limitations of traditional monolithic approaches, which are often energy-intensive and challenged by scalability and cost concerns. This is an industrial platform specifically designed for the development of heterogeneous chips, exploiting a universal chassis and based on a catalog of third-party chiplets. This initiative is supported by the French government and forms part of a strategic partnership with CEA-List, the French research center renowned worldwide for its expertise in intelligent digital systems. This collaboration reinforces our commitment to excellence and innovation, positioning MOSAICS-LP as a leading solution in the emerging landscape of IC design technologies.

MOSAICS-LP在半導體市場提供了一種獨特的解決方案,解決了傳統單體方法的侷限性,這些方法通常能源密集且面臨可擴展性和成本問題。這是一個專門爲異構芯片開發設計的工業平台,利用了通用底盤並基於第三方芯片的目錄。此舉得到了法國政府的支持,併成爲與世界知名的智能數字系統專家CEA-List戰略合作的一部分。這種合作強化了我們對卓越和創新的承諾,使MOSAICS-LP在IC設計技術的新興領域成爲領先解決方案。

2004-2024 Arteris, Inc. All rights reserved worldwide. Arteris, Arteris IP, the Arteris IP logo, and the other Arteris marks found at are trademarks or registered trademarks of Arteris, Inc. or its subsidiaries. All other trademarks are the property of their respective owners.

2004-2024 Arteris, Inc.全球版權所有。Arteris、Arteris IP、Arteris IP標誌及其他在的網址上的Arteris商標或註冊商標均爲Arteris, Inc.或其子公司的商標。所有其他商標均爲其各自所有者的財產。

Media Contact:
Gina Jacobs
Arteris
+1 408 560 3044
newsroom@arteris.com

媒體聯繫人:
吉娜·雅各布斯
阿特里斯
+1 408 560 3044
newsroom@arteris.com

This press release was published by a CLEAR Verified individual.

此新聞稿由一位CLEAR認證的個人發佈。


声明:本內容僅用作提供資訊及教育之目的,不構成對任何特定投資或投資策略的推薦或認可。 更多信息
    搶先評論